

#### PHOTON IS OUR BUSINESS



# **CCD linear image sensors**

S13255-2048-02 S13256-2048-02

## **Back-thinned CCD image sensors with** electronic shutter function

The S13255-2048-02 and S13256-2048-02 are back-thinned CCD linear image sensors with an internal electronic shutter for spectrometers. These image sensors use a resistive gate structure that allows a high-speed transfer. Each pixel has a lengthwise size needed by spectrometers but ensures readout with low image lag. In addition, a TE-cooler is built into the package to keep the element temperature constant (about 5°C) during operation.

#### Features

- **■** Built-in electronic shutter
- Minimum integration time: 2 μs
- High sensitivity from the ultraviolet region (spectral response range: 200 to 1100 nm)
- Readout speed: 10 MHz max.
- Image lag: 0.1% typ.

## Applications

- Spectrometers
- **■** Image readout

## Structure


Parameter	S13255-2048-02	S13256-2048-02				
Pixel size (H × V)	14 × 500 μm	14 × 1000 μm				
Number of total pixels $(H \times V)$	2128	3 × 1				
Number of effective pixels (H × V)	2048	3 × 1				
Image size $(H \times V)$	28.672 × 0.500 mm	28.672 × 1.000 mm				
Horizontal clock phase	2-pl	nase				
Output circuit	Two-stage MOSFET source follower					
Package	28-pin ceramic DIP (refe	r to dimensional outline)				
Window	Quartz glass*1					
Cooling	One-stage TE-cooled					

<sup>\*1:</sup> Hermetic sealing


## **Resistive gate structure**

In ordinary CCDs, one pixel contains multiple electrodes and a signal charge is transferred by applying different clock pulses to those electrodes [Figure 1]. In resistive gate structures, a single high-resistance electrode is formed in the active area, and a signal charge is transferred by means of a potential slope that is created by applying different voltages across the electrode [Figure 2]. Compared to a CCD area image sensor which is used as a linear sensor by line binning, a one-dimensional CCD having a resistive gate structure in the active area offers higher speed transfer, allowing readout with low image lag even if the pixel height is large.

[Figure 1] Schematic diagram and potential of ordinary 2-phase CCD



[Figure 2] Schematic diagram and potential of resistive gate structure



## **→** Absolute maximum ratings (Ta=25 °C)

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
Operating temperature*2 *3	Operating temperature*2 *3			-50	-	+60	°C
Storage temperature		Tstg		-50	-	+70	°C
Output transistor drain voltage		Vod		-0.5	-	+25	V
Reset drain voltage		VRD		-0.5	-	+18	V
Output amplifier return voltage		Vret		-0.5	-	+18	V
All reset drain voltage		Vard		-0.5	-	+18	V
Horizontal input source voltage		VISH		-0.5	-	+18	V
All reset gate voltage		Varg		-12	-	+15	V
Storage gate voltage	Storage gate voltage			-12	-	+15	V
Horizontal input gate voltage	Horizontal input gate voltage			-12	-	+15	V
Summing gate voltage		Vsg		-12	-	+15	V
Output gate voltage		Vog		-12	-	+15	V
Reset gate voltage		VRG		-12	-	+15	V
Transfer gate voltage		VTG		-12	-	+15	V
Resistive gate voltage	High	VREGH		-12	_	+15	V
Low		VREGL		12		115	v
Horizontal shift register clock voltage		VP1H, VP2H		-12	-	+15	V
Maximum current of built-in TE-cooler*4 *5		Imax	Tc*6=Th*7=25 °C	-	-	1.8	Α
Maximum voltage of built-in TE-cooler		Vmax	Tc*6=Th*7=25 °C	-	-	3.5	V
Soldering conditions*8		Tsol		260 °C, within 5 s	, at least 2 mm aw	ay from lead roots	-

<sup>\*2:</sup> Chip temperature

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.



<sup>\*3:</sup> The sensor temperature may increase due to heating in high-speed operation. We recommend taking measures to dissipate heat as needed. For more details, refer to the technical information "Resistive gate type CCD linear image sensors with electronic shutter".

<sup>\*4:</sup> If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

<sup>\*5:</sup> To ensure stable temperature control, ΔT (temperature difference between Th and Tc) should be less than 30 °C. If ΔT exceeds 30 °C, product characteristics may deteriorate. For example, the dark current uniformity may degrade.

<sup>\*6:</sup> Temperature of the cooling side of thermoelectric cooler

<sup>\*7:</sup> Temperature of the heat radiating side of thermoelectric cooler

<sup>\*8:</sup> Use a soldering iron.

## **→** Operating conditions (Ta=25 °C)

Parameter			Symbol	Min.	Тур.	Max.	Unit	
Output transistor drain voltage			Vod	12	15	18	V	
Reset drain voltage			<b>V</b> RD	13	14	15	V	
All reset drain voltage			Vard	13	14	15	V	
All reset gate voltage		High*9	Vargh	7	8	9	V	
All reset gate voltage		Low*10	Vargl	0.5	1	2	V	
Output gate voltage			Vog	2.5	3.5	4.5	V	
Storage gate voltage			Vstg	2.5	3.5	4.5	V	
Substrate voltage			Vss	-	0	-	V	
Resistive gate high volta	ge.	High	VREGHH	0.5	1	1.5	V	
Resistive gate riigii voita	ge ————————————————————————————————————	Low	VREGHL	-10.5	-9.5	-8.5		
Resistive gate low voltag	10	High	VREGLH	-	VREGHH - 8.0	-	V	
Resistive gate low voltag	E	Low	VREGLL	-10.5	-9.5	-	V	
Output amplifier return v	oltage*11		Vret	-	1	2	V	
Test point	Horizontal inp		VISH	-	VRD	-	V	
rest point	Horizontal input gate		VIG1H, VIG2H	-10.5	-9.5	-	V	
Horizontal shift register of	clock voltago	High	VP1HH, VP2HH	5	6	8	V	
Tiorizontal Still register t	LIOCK VOILage	Low	VP1HL, VP2HL	-6	-5	-4	V	
Summing gate voltage		High	Vsgh	5	6	8	V	
Julilling gate voltage		Low	Vsgl	-6	-5	-4	V	
Reset gate voltage		High	Vrgh	7	8	9	V	
Reset gate voltage		Low	VRGL	-6	-5	-4	V	
Transfer gate voltage		High	VTGH	9.5	10.5	11.5	V	
mansier gate voltage		Low	VTGL	-6	-5	-4	v	
External load resistance			RL	2.0	2.2	2.4	kΩ	

<sup>\*9:</sup> All reset on

## **Electrical characteristics**

## [Ta=25 °C, fc=5 MHz, operating conditions: Typ., timing chart (P.6, 7)]

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Signal output frequency		fc	-	5	10	MHz	
Line rate		LR	-	2	4	kHz	
Horizontal shift register ca	pacitance	Ср1н, Ср2н	-	200	-	pF	
All reset gate capacitance		CARG	-	100	-	pF	
Decistive gate conneitance	S13255-2048-02	- Creg	-	1000	-	25	
Resistive gate capacitance	S13256-2048-02	CREG	-	2000	-	pF	
Summing gate capacitance	2	Csg	-	10	-	pF	
Reset gate capacitance		CRG	-	10	-	pF	
Transfer gate capacitance	Transfer gate capacitance		-	100	-	pF	
Charge transfer efficiency*	Charge transfer efficiency*12		0.99995	0.99999	-	-	
DC output level		Vout	9	10	11	V	
Output impedance		Zo	-	300	-	Ω	
Output amplifier return cur	rrent	Iret	-	0.4	-	mA	
	S13255-2048-02	PAMP*13	-	75	-		
Dower consumption	313233-2040-02	PREG*14	50	100	160	>	
Power consumption	S13256-2048-02	PAMP*13	-	75	-	mW	
		PREG*14	30	60	90		
Resistive gate resistance*1	S13255-2048-02	Doco	0.4	0.7	1.4	kΩ	
resistive gate resistance	S13256-2048-02	RREG	0.7	1.1	2.2	KZZ	

<sup>\*12:</sup> Charge transfer efficiency per pixel of CCD shift register, measured at half of the full well capacity



<sup>\*10:</sup> All reset off

<sup>\*11:</sup> Output amplifier return voltage is a positive voltage with respect to Substrate voltage, but the current flows in the direction of flow out of the sensor.

<sup>\*13:</sup> Power consumption of the on-chip amplifier plus load resistance

<sup>\*14:</sup> Power consumption at REG

<sup>\*15:</sup> Resistance value between REGH and REGL


# **■** Electrical and optical characteristics [Ta=25 °C, fc=5 MHz, operating conditions: Typ. (P.3), timing chart (P.6, 7)]


Parameter		Cumbal	S13	255-2048	3-02	S13256-2048-02			Unit	
Par	ameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
Saturation output voltag	e	Vsat	-	Fw × Sv	-	-	Fw × Sv	-	V	
Full well capacity*16		Fw	150	200	-	150	200	-	ke⁻	
Linearity error*17		LR	-	±3	±10	-	±3	±10	%	
CCD node sensitivity		Sv	9	10	11	9	10	11	μV/e⁻	
Dark current*18	Non-MPP operation	DS	-	100	300	-	200	600	ko-/pivol/c	
Dark current	MPP operation	DS	-	10	40	-	15	60	ke <sup>-</sup> /pixel/s	
Dark output nonuniformity	Non-MPP operation	DSNU	-	-	300	-	-	300	%	
Dark output nonuninonnity	MPP operation	DSINO	-	-	-	-	-	-		
Readout noise		Nr	-	30	45	-	30	45	e⁻ rms	
Dynamic range*19		DR	-	6670	-	-	6670	-	-	
Defective pixels*20		-	-	-	0	-	-	0	-	
Spectral response range		λ	200 to 1100		200 to 1100			nm		
Peak sensitivity wavelength		λр	-	600	-	-	600	-	nm	
Photoresponse nonuniformity*21 *22		PRNU	-	±3	±10	-	±3	±10	%	
Image lag*21 *23	Average image lag of all pixels		-	0.1	1	-	0.1	1	- %	
	Maximum image lag of all pixels	L	-	1	3	-	1	3		

<sup>\*16:</sup> Operating voltages typ.

\*22: Photoresponse nonuniformity = 
$$\frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 \text{ [%]}$$

## **➣** Spectral response (without window)\*24





\*24: Spectral response with quartz glass is decreased according to the spectral transmittance characteristic of window material.

<sup>\*17:</sup> Signal level=1 ke- to 150 ke-. Defined so that the linearity error is zero when the signal level is at one-half the full well capacity.

<sup>\*18:</sup> Dark current is reduced to half for every 5 to 7 °C decrease in temperature.


<sup>\*19:</sup> Dynamic range (DR) = Full well capacity / Readout noise

<sup>\*20:</sup> Pixels that exceed the DSNU or PRNU maximum


<sup>\*21:</sup> Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 660 nm)

<sup>\*23:</sup> Percentage of unread signal level when a one-shot light pulse is irradiated so that the output is half the saturation output. The integration time during measurement is 5 µs for the S11155-2048-02 and 20 µs for the S11156-2048-02. For details, see the technical information (resistive gate type CCD linear image sensor with electronic shutter).

#### Spectral transmittance characteristic of window material




## - Dark current vs. chip temperature



KMPDB0482EA

## **▶** Device structure (conceptual drawing of top view in dimensional outline)




Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed. Note that the transmission of long wavelengths in the dead layer covering the horizontal shift register was reduced compared to previous products.

Signal charges that undergo photoelectric conversion at each pixel of the photosensitive area are directed upward or downward based on the boundary line at the center of the photosensitive area and transferred. Then, they are combined through the horizontal registers and read out by the amplifier.

KMPDC0609EA



## **Timing chart**



Dummy readout period

Normal readout period


KMPDC0541E

Par	Parameter		Min.	Тур.	Max.	Unit
ARG	Pulse width	Tpwar	1	-	-	μs
ANG	Rise and fall times	Tprar, Tpfar	200	-	-	ns
TG	Pulse width	Tpwv	2	-	-	μs
10	Rise and fall times	Tprv, Tpfv	20	-	-	ns
	Pulse width	Tpwh	50	100	-	ns
P1H, P2H* <sup>25</sup>	Rise and fall times	Tprh, Tpfh	10	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpws	50	100	-	ns
SG	Rise and fall times	Tprs, Tpfs	10	-	-	ns
	Duty ratio	-	40	50	60	%
RG	Pulse width	Tpwr	5	15	-	ns
KG	Rise and fall times	Tprr, Tpfr	5	-	-	ns
TG - P1H	Overlap time	Tovr	1	2	-	μs
Tube queble a blue e	S13255-2048-02	Tintog	2	5	-	lic.
Integration time	S13256-2048-02	Tinteg	2	20	-	μs

<sup>\*25:</sup> Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.



 $<sup>^{\</sup>star}$  Apply clock pulses to the specified terminals during the period of dummy readout. Set the total number of clock pulses N, according to the integration time.



\* Apply clock pulses to the specified terminals during the period of dummy readout. Set the total number of clock pulses N, according to the integration time.

KMPDC0542EB


Parameter		Symbol	Min.	Тур.	Max.	Unit	
ARG	Pulse width		Tpwar	*26	-	-	μs
ANG	Rise and fall ti	mes	Tprar, Tpfar	200	-	-	ns
	Pulse width		Tpwreg	-	Tinteg - Tregtr	-	μs
REGH, REGL	Rise and fall ti	mes	Tprreg, Tpfreg	100	-	-	ns
KLGII, KLGL	Transfer time	S13255-2048-02	Tregtr	2	5	-	lic.
	mansier uine	S13256-2048-02	negu	2	20	-	μs
TG	Pulse width		Tpwv	2	-	-	μs
	Rise and fall ti	mes	Tprv, Tpfv	20	-	-	ns
	Pulse width		Tpwh	50	100	-	ns
P1H, P2H* <sup>27</sup>	Rise and fall times		Tprh, Tpfh	10	-	-	ns
	Duty ratio		-	40	50	60	%
	Pulse width		Tpws	50	100	-	ns
SG	Rise and fall times		Tprs, Tpfs	10	-	-	ns
	Duty ratio		-	40	50	60	%
RG	Pulse width		Tpwr	5	15	-	ns
KG	Rise and fall ti	Rise and fall times		5	-	-	ns
TG - P1H	Overlap time		Tovr	1	2	-	μs
Integration time	S13255-2048-	02	Tinton	2	5	-	LIC
integration time	S13256-2048-	02	Tinteg	2	20	-	μs

 $<sup>^{*}26</sup>$ : The Min. value of Tpwar is equal to the normal readout period.



<sup>\*27:</sup> Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

## Dimensional outline (unit: mm)



 $33.02 \pm 0.2$ 

KMPDA0354EA


#### Pin connections

Pin no.	Symbol	Function	Remark (standard operation)
1	OS	Output transistor source	RL=2.2 kΩ
2	OD	Output transistor drain	+15 V
3	OG	Output gate	+3.5 V
4	SG	Summing gate	Same pulse as P2H
5	Vret	Output amplifier return	+1 V
6	RD	Reset drain	+14 V
7	Th1	Thermistor	
8	P-	TE-cooler (-)	
9	REGL	Resistive gate (low)	-7 V (non-MPP operation)
10	REGH	Resistive gate (high)	+1 V (non-MPP operation)
11	P2H	CCD horizontal shift register clock-2	+6/-5 V
12	P1H	CCD horizontal shift register clock-1	+6/-5 V
13	IG2H	Test point (horizontal input gate-2)	-9.5 V
14	IG1H	Test point (horizontal input gate-1)	-9.5 V
15	ARG	All reset gate	+8/+1 V
16	ARD	All reset drain	+14 V
17	ISH	Test point (horizontal input source)	Connect to RD
18	-		
19	SS	Substrate	GND
20	RD	Reset drain	+14 V
21	P+	TE-cooler (+)	
22	Th2	Thermistor	
23	STG	Storage gate	+3.5 V
24	STG	Storage gate	+3.5 V
25	-		
26	-		
27	TG	Transfer gate	+10.5/-5 V
28	RG	Reset gate	+8/-5 V

## **⇒** Specifications of built-in TE-cooler (Typ., vacuum condition)

Parameter	Symbol	Condition	Specification	Unit
Internal resistance	Rint	Ta=25 °C	1.6	Ω
Maximum heat absorption*28	Qmax		4.0	W

<sup>\*28:</sup> This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the unit.



KMPDC0517EA

## Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.


 $RT1 = RT2 \times exp BT1/T2 (1/T1 - 1/T2)$ 

RT1: Resistance at absolute temperature T1 [K] RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.

 $R_{298}=10 \text{ k}\Omega$   $B_{298/323}=3900 \text{ K}$ 



KMPDC0518EA

#### Precautions

- If the thermoelectric cooler does not radiate away sufficient heat, then the product temperature will rise and cause physical damage or deterioration to the product. Make sure there is sufficient heat dissipation during cooling. As a heat dissipation measure, we recommend applying a high heat-conductivity material (silicone grease, etc.) over the entire area between the product and the heat-sink (metallic block, etc.), and screwing and securing the product to a heatsink.
- · Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- · Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- · Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- · Ground the tools used to handle these sensors, such as tweezers and soldering irons.
- · Long-term exposure to UV or X-ray irradiation will cause product characteristics to deteriorate. Avoid exposing the product to any unnecessary UV or X-ray irradiation.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

#### Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
- Disclaimer
- · Image sensors
- Technical information
- · Resistive gate type CCD linear image sensors with electronic shutter

Information described in this material is current as of May 2017.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

# **HAMAMATSU**

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184
U.S.A.: Hamamatsu Corporation: 360 Footbill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218
Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr: 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-65-8
France: Hamamatsu Photonics France S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10
United Kingdom: Hamamatsu Photonics UK Limited: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AL7 1BW, United Kingdom, Telephone: (44) 1707-294888, Fax: (44) 1707-325777
North Europe: Hamamatsu Photonics Norden AB: Torshamnsgatan 35 16440 Kista, Sweden, Telephone: (46) 8-509-031-01
Italy: Hamamatsu Photonics Italia S.r.l.: Strada della Moia, 1 int. 6, 20020 Arese (Milano), Italy, Telephone: (39) 02-93581733, Fax: (39) 02-93581741
China: Hamamatsu Photonics (China) Co., Ltd.: B1201, Jiaming Center, No.27 Dongsanhuan Beilu, Chaoyang District, Beijing 100020, China, Telephone: (86) 10-6586-6006, Fax: (86) 10-6586-6006, Fax: (87) 10-6586-6006, Fax: (87) 10-6586-6006, Fax: (88) 10-6586-6006, Fax: (88)