

# CCD area image sensor

S7030/S7031 series

# **Back-thinned FFT-CCD**

The S7030/S7031 series is a family of FFT-CCD image sensors specifically designed for low-light-level detection in scientific applications. By using the binning operation, the S7030/S7031 series can be used as a linear image sensor having a long aperture in the direction of the device length. This makes the S7030/S7031 series suited for use in spectrophotometry. The binning operation offers significant improvement in S/N and signal processing speed compared with conventional methods by which signals are digitally added by an external circuit. The S7030/S7031 series also features low noise and low dark signal (MPP mode operation). This enables low-light-level detection and long integration time, thus achieving a wide dynamic range. The S7030/S7031 series has an effective pixel size of  $24 \times 24 \ \mu m$  and is available in image areas ranging from 12.288 (H)  $\times 1.392$  (V) mm<sup>2</sup> (512  $\times$  58 pixels) up to a large image area of 24.576 (H)  $\times 2.928$  (V) mm<sup>2</sup> (1024  $\times$  250 pixels).

# Features

- Non-cooled type: S7030 series One-stage TE-cooled type: S7031 series
- Pixel size: 24 × 24 μm
- Line, pixel binning
- Greater than 90% quantum efficiency at peak sensitivity wavelength
- Wide spectral response range
- Low readout noise

Selection guide

- Wide dynamic range
- MPP operation
- High UV sensitivity with good stability

# - Applications

- Fluorescence spectrometer, ICP
- Industrial inspection
- Semiconductor inspection
- DNA sequencer
- Low-light-level detection
- Raman spectrometer

Type no.	Cooling	Number of total pixels	Number of effective pixels	Image size [mm (H) × mm (V)]	Suitable multichannel detector head
S7030-0906		532 × 64	512 × 58	12.288 × 1.392	
S7030-0907	Non-cooled	532 × 128	512 × 122	12.288 × 2.928	C7040
S7030-1006		1044 × 64	1024 × 58	24.576 × 1.392	C7040
S7030-1007		1044 × 128	1024 × 122	24.576 × 2.928	
S7031-0906S		532 × 64	512 × 58	12.288 × 1.392	
S7031-0907S	One-stage	532 × 128	512 × 122	12.288 × 2.928	C7041
S7031-1006S	TE-cooled	1044 × 64	1024 × 58	24.576 × 1.392	C/041
S7031-1007S		1044 × 128	1024 × 122	24.576 × 2.928	

Note: Two-stage TE-cooled type (S7032-1006/-1007) is available upon request (made-to-order product).

# Structure

Parameter	S7030 series	S7031 series				
Pixel size $(H \times V)$	24 × 24 µm					
Vertical clock phase	2 phases					
Horizontal clock phase	2 phases					
Output circuit	One-stage MOSFET source follower					
Package	24-pin ceramic DIP (refer to dimensional outlines)					
Window*1	Quartz glass <sup>*2</sup>	AR-coated sapphire* <sup>3</sup>				

\*1: Temporary window type (ex. S7030-0906N) is available upon request.

(Temporary window is fixed by tape to protect the CCD chip and wire bonding.)

\*2: Resing sealing

\*3: Hermetic sealing

# Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating temperature*4	Topr	-50	-	+50	°C
Storage temperature	Tstg	-50	-	+70	°C
Output transistor drain voltage	Vod	-0.5	-	+25	V
Reset drain voltage	Vrd	-0.5	-	+18	V
Vertical input source voltage	VISV	-0.5	-	+18	V
Horizontal input source voltage	VISH	-0.5	-	+18	V
Vertical input gate voltage	VIG1V, VIG2V	-10	-	+15	V
Horizontal input gate voltage	Vig1h, Vig2h	-10	-	+15	V
Summing gate voltage	Vsg	-10	-	+15	V
Output gate voltage	Vog	-10	-	+15	V
Reset gate voltage	Vrg	-10	-	+15	V
Transfer gate voltage	Vtg	-10	-	+15	V
Vertical shift register clock voltage	VP1V, VP2V	-10	-	+15	V
Horizontal shift register clock voltage	Vp1h, Vp2h	-10	-	+15	V

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

\*4: Package temperature (S7030 series), chip temperature (S7031 series)

# Operating conditions (MPP mode, Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit
Output transistor di	ain voltage	Vod	18	20	22	V
Reset drain voltage		Vrd	11.5	12	12.5	V
Output gate voltage	9	Vog	1	3	5	V
Substrate voltage		Vss	-	0	-	V
	vertical input source	VISV	-	Vrd	-	V
Tact point	horizontal input source	VISH	-	Vrd	-	V
Test point	vertical input gate	VIG1V, VIG2V	-9	-8	-	V
	horizontal input gate	VIG1H, VIG2H	-9	-8	-	V
Vertical shift registe	r High	VP1VH, VP2VH	4	6	8	v
clock voltage	Low	VP1VL, VP2VL	-9	-8	-7	
Horizontal shift regi	ster High	Vp1hh, Vp2hh	4	6	8	V
clock voltage	Low	VP1HL, VP2HL	-9	-8	-7	v
Summing gate volt	High	Vsgh	4	6	8	v
Summing gate volta	Low	VSGL	-9	-8	-7	
Decet gate veltage	High	Vrgh	4	6	8	V
Reset gate voltage		VRGL	-9	-8	-7	v
Transfer gate voltage		Vtgh	4	6	8	v
		VTGL	-9	-8	-7	V
External load resist	ance	RL	20	22	24	kΩ



# Electrical characteristics (Ta=25 °C)

Paran	Symbol	Min.	Тур.	Max.	Unit	
Signal output frequency		fc	-	0.25	1	MHz
Vertical shift register	S703*-0906		-	750	-	
Vertical shift register capacitance	S703*-0907/-1006	CP1V, CP2V	-	1500	-	pF
capacitance	S703*-1007		-	3000	-	
Horizontal shift register	S703*-0906/-0907		_	110	_	pF
capacitance	S703*-1006/-1007	Ср1н, Ср2н	-	180		pi
Summing gate capacitance	Csg	-	30	-	pF	
Reset gate capacitance		Crg	-	30	-	pF
Transfor gata canacitanca	S703*-0906/-0907	676		55		pF
Transfer gate capacitance	S703*-1006/-1007	Стб	-	75	-	μr
Charge transfer efficiency*5		CTE	0.99995	0.99999	-	-
DC output level <sup>*6</sup>		Vout	14	16	18	V
Output impedance*6		Zo	-	3	4	kΩ
Power consumption*6 *7		Р	-	13	14	mW

\*5: Charge transfer efficiency per pixel, measured at half of the full well capacity

\*6: The values depend on the load resistance. (Typical, VoD=20 V, Load resistance=22 k $\Omega$ )

\*7: Power consumption of the on-chip amplifier plus load resistance

# Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

Parameter			Symbol	Min.	Тур.	Max.	Unit
Saturation output vo	oltage		Vsat	-	Fw × Sv	-	V
	Ve	ertical	- Fw	240	320	-	ke-
Full well capacity	H	orizontal*8		800	1000	-	, Ke
CCD node sensitivity	/		Sv	1.8	2.2	-	µV/e⁻
Dark current*9	25	5 °C	DS	-	100	1000	e-/pixel/s
(MPP mode)	0	°C		-	10	100	e / pixel/s
Readout noise*10	Readout noise <sup>*10</sup>		Nr	-	8	16	e⁻ rms
Dynamic range*11	Line binning		DR	100000	125000	-	-
Dynamic range	Area scanning	l	DK	30000	40000	-	-
Photoresponse nonu	Iniformity*12		PRNU	-	±3	±10	%
Spectral response ra	Spectral response range		λ	-	200 to 1100	-	nm
Point defect* <sup>13</sup>		White spots		-	-	0	-
Blomich	Point delect	Black spots	]	-	-	10	-
	Cluster defect	*14	] -	-	-	3	-
	Column defect	t* <sup>15</sup>		-	-	0	-

\*8: The linearity is  $\pm 1.5\%$ .

\*9: Dark current nearly doubles for every 5 to 7 °C increase in temperature.

\*10: Measured with a HAMAMATSU C4880 digital CCD camera with a CDS circuit (sensor temperature: -40 °C, operating frequency: 150 kHz)

\*11: Dynamic range = Full well capacity / Readout noise

\*12: Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 560 nm)

Fixed pattern noise (peak to peak) × 100 [%]

Signal

\*13: White spots

Pixels whose dark current is higher than 1 ke<sup>-</sup> after one-second integration at 0 °C.

Black spots


Pixels whose sensitivity is lower than one-half of the average pixel output. (measured with uniform light producing one-half of the saturation charge)

\*14: 2 to 9 contiguous defective pixels

Photoresponse nonuniformity =

\*15: 10 or more contiguous defective pixels







# Spectral response (without window)\*<sup>16</sup>

KMPDB0058EB

\*16: Spectral response with quartz glass or AR-coated sapphire is decreased according to the spectral transmittance characteristic of window material.




# - Dark current vs. temperature





KMPDC0016ED




# Device structure (conceptual drawing of top view)

Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.




# Timing chart



Par	Parameter			Min.	Тур.	Max.	Unit
	S703*-0906			1.5	2	-	
P1V, P2V, TG*17	Pulse width	S703*-0907/-1006	Tpwv	3	4	-	μs
P1V, P2V, TG		S703*-1007		6	8	-	]
	Rise and fall	time	Tprv, Tpfv	10	-	-	ns
	Pulse width	Pulse width		500	2000	-	ns
P1H, P2H*17	Rise and fall	time	Tprh, Tpfh	10	-	-	ns
	Duty ratio		-	-	50	-	%
	Pulse width		Tpws	500	2000	-	ns
SG	Rise and fall	time	Tprs, Tpfs	10	-	-	ns
	Duty ratio	Duty ratio		-	50	-	%
RG	Pulse width	Pulse width		100	-	-	ns
KG	Rise and fall	Rise and fall time		5	-	-	ns
TG – P1H	Overlap time	Overlap time		3	-	-	μs

\*17: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.






Falallietei			Symbol	I*III I.	тур.	I I Idx.	Unit
		S703*-0906		1.5	2	-	
P1V, P2V, TG* <sup>18</sup>	Pulse width	S703*-0907/-1006	Tpwv	3	4	-	μs
P1V, P2V, TG		S703*-1007		6	8	-	
	Rise and fall	time	Tprv, Tpfv	10	-	-	ns
	Pulse width		Tpwh	500	2000	-	ns
P1H, P2H* <sup>18</sup>	P1H, P2H <sup>*18</sup> Rise and fall		Tprh, Tpfh	10	-	-	ns
	Duty ratio		-	-	50	-	%
	Pulse width		Tpws	500	2000	-	ns
SG	Rise and fall	time	Tprs, Tpfs	10	-	-	ns
	Duty ratio		-	-	50	-	%
RG	Pulse width		Tpwr	100	-	-	ns
RG	Rise and fall time		Tprr, Tpfr	5	-	-	ns
TG – P1H	Overlap time	2	Tovr	3	-	-	μs

\*18: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.




# Dimensional outline (unit: mm)




KMPDA0046FF

KMPDA0047EG

 $4.8 \pm 0.49$ 






\* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0048EG

HAMAMATSU PHOTON IS OUR BUSINESS

KMPDA0049EH



\* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

# Pin connections

Pin		S7030 series		S7031 series	Remark
no.	Symbol	Function	Symbol	Function	(standard operation)
1	RD	Reset drain	RD	Reset drain	+12 V
2	OS	Output transistor source	OS	Output transistor source	RL=22 kΩ
3	OD	Output transistor drain	OD	Output transistor drain	+20 V
4	OG	Output gate	OG	Output gate	+3 V
5	SG	Summing gate	SG	Summing gate	Same pulse as P2H
6	-		-		
7	-		-		
8	P2H	CCD horizontal register clock-2	P2H	CCD horizontal register clock-2	
9	P1H	CCD horizontal register clock-1	P1H	CCD horizontal register clock-1	
10	IG2H	Test point (horizontal input gate-2)	IG2H	Test point (horizontal input gate-2)	-8 V
11	IG1H	Test point (horizontal input gate-1)	IG1H	Test point (horizontal input gate-1)	-8 V
12	ISH	Test point (horizontal input source)	ISH	Test point (horizontal input source)	Connect to RD
13	TG*19	Transfer gate	TG*19	Transfer gate	Same pulse as P2V
14	P2V	CCD vertical register clock-2	P2V	CCD vertical register clock-2	
15	P1V	CCD vertical register clock-1	P1V	CCD vertical register clock-1	
16	-		Th1	Thermistor	
17	-		Th2	Thermistor	
18	-		P-	TE-cooler-	
19	-		P+	TE-cooler+	
20	SS	Substrate (GND)	SS	Substrate (GND)	GND
21	ISV	Test point (vertical input source)	ISV	Test point (vertical input source)	Connect to RD
22	IG2V	Test point (vertical input gate-2)	IG2V	Test point (vertical input gate-2)	-8 V
23	IG1V	Test point (vertical input gate-1)	IG1V	Test point (vertical input gate-1)	-8 V
24	RG	Reset gate	RG	Reset gate	

\*19: Isolation gate between vertical register and horizontal register. In standard operation, TG should be applied the same pulse as P2V.



# Specifications of built-in TE-cooler (Typ. vacuum condition)


Parameter	Symbol	Condition	S7031-0906S/-0907S	S7031-1006S/-1007S	Unit
Internal resistance	Rint	Ta=25 °C	2.5	1.2	Ω
Maximum current*20	Imax	Tc* <sup>21</sup> =Th* <sup>22</sup> =25 °C	1.5	3.0	A
Maximum voltage	Vmax	Tc* <sup>21</sup> =Th* <sup>22</sup> =25 °C	3.8	3.6	V
Maximum heat absorption*23	Qmax		3.4	5.1	W
Maximum temperature of heat radiating side	-		70	70	°C

\*20: If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

\*21: Temperature of the cooling side of thermoelectric cooler

\*22: Temperature of the heat radiating side of thermoelectric cooler

\*23: This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the unit.



# Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.


PHOTON IS OUR BUSINESS

 $R_{T1} = R_{T2} \times exp B_{T1/T2} (1/T1 - 1/T2)$ RT1: Resistance at absolute temperature T1 [K] RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows. R298=10 kΩ

B298/323=3450 K



Temperature (K)

KMPDB0111EB

# S7030/S7031 series

# Precautions (electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an
  earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- · Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- · Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

## Element cooling/heating temperature incline rate

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.

# Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
  - Notice
  - · Image sensors/Precautions
- Technical information
  - · FFT-CCD area image sensor/Technical information

Multichannel detector heads C7040, C7041

## Features

- C7040: for S7030 series C7041: for S7031 series
- Area scanning or full line-binnng operation
- Readout frequency: 250 kHz
- Readout noise: 20 e<sup>-</sup> rms
- ▲T=50 °C (△T changes by cooling method.)

Input	Symbol	Value
	VD1	+5 Vdc, 200 mA
	VA1+	+15 Vdc, +100 mA
	VA1-	-15 Vdc, -100 mA
Supply voltage	VA2	+24 Vdc, 30 mA
	Vd2	+5 Vdc, 30 mA (C7041)
	Vp	+5 Vdc, 2.5 A (C7041)
	VF	+12 Vdc, 100 mA (C7041)
Master start	φms	HCMOS logic compatible
Master clock	φmc	HCMOS logic compatible, 1 MHz






# Multichannel detector head controller C7557-01

# Features

- For control of multichannel detector head and data acquisition
- Easy control and data acquisition using supplied software via USB interface



# Connection example



Information described in this material is current as of August, 2012.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

Type numbers of products listed in the delivery specification sheets or supplied as samples may have a suffix "(X)" which means preliminary specifications or a suffix "(Z)" which means developmental specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use.

Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

# MAMA

#### HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184

1126-1 ICHINO-CHO, HIgdshi-RU, Haffandstu City, 435-8558 Japan, Telephone: (81) 53-434-3511, 74X: (81) 53-434-5184 U.S.A.: Hamamatsu Corporation: 360 Foothill Road, P.O.Box 6910, Bridgewater, N.J. 08807-0910, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218 Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching an Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8 France: Hamamatsu Photonics France S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10 United Kingdom: Hamamatsu Photonics Norden A8: Thorshamsgatan 35 16440 Kista, Sweden, Telephone: (46) 8-509-031-00, Fax: (46) 8-509-031-01 Italy: Hamamatsu Photonics Italia S.R.L.: Strada della Moia, 1 int. 6, 20020 Arese, (Milano), Italy, Telephone: (39) 02-935-81-733, Fax: (39) 02-935-81-741 China: Hamamatsu Photonics (China) Co., Ltd.: 1201 Tower B, Jiaming Center, No.27 Dongsanhuan Beilu, Chaoyang District, Beijing 100020, China, Telephone: (86) 10-6586-6006, Fax: (86) 10-6586-2866

www.hamamatsu.com

KACCC0402EC